ESET’S GUIDE TO DEOBFUSCATING AND DEVIRTUALIZING FINFISHER
## CONTENTS

<table>
<thead>
<tr>
<th>Section</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>Introduction</td>
<td>3</td>
</tr>
<tr>
<td>Anti-disassembly</td>
<td>4</td>
</tr>
<tr>
<td><strong>FinFisher’s virtual machine</strong></td>
<td>7</td>
</tr>
<tr>
<td>Terms and definitions</td>
<td>8</td>
</tr>
<tr>
<td>Vm_start</td>
<td>8</td>
</tr>
<tr>
<td><strong>FinFisher’s interpreter</strong></td>
<td>10</td>
</tr>
<tr>
<td>1. Creating an IDA graph</td>
<td>10</td>
</tr>
<tr>
<td>2. Vm_dispatcher</td>
<td>11</td>
</tr>
<tr>
<td>3. Vm_context</td>
<td>12</td>
</tr>
<tr>
<td>4. Virtual instruction implementations – vm_handlers</td>
<td>14</td>
</tr>
<tr>
<td>5. Writing your own disassembler</td>
<td>17</td>
</tr>
<tr>
<td>6. Understanding the implementation of this virtual machine</td>
<td>19</td>
</tr>
<tr>
<td>7. Automating the disassembly process for more FinFisher samples</td>
<td>20</td>
</tr>
<tr>
<td>8. Compiling disassembled code without the VM</td>
<td>20</td>
</tr>
<tr>
<td><strong>Conclusion</strong></td>
<td>22</td>
</tr>
<tr>
<td><strong>Appendix A: IDA Python script for naming FinFisher vm_handlers</strong></td>
<td>23</td>
</tr>
</tbody>
</table>
Thanks to its strong anti-analysis measures, the FinFisher spyware has gone largely unexplored. Despite being a prominent surveillance tool, only partial analyses have been published on its more recent samples.

Things were put in motion in the summer of 2017 with ESET’s analysis of FinFisher surveillance campaigns that ESET had discovered in several countries. In the course of our research, we have identified campaigns where internet service providers most probably played the key role in compromising the victims with FinFisher.

When we started thoroughly analyzing this malware, the main part of our effort was overcoming FinFisher’s anti-analysis measures in its Windows versions. The combination of advanced obfuscation techniques and proprietary virtualization makes FinFisher very hard to de-cloak.

To share what we learnt in de-cloaking this malware, we have created this guide to help others take a peek inside FinFisher and analyze it. Apart from offering practical insight into analyzing FinFisher’s virtual machine, the guide can also help readers to understand virtual machine protection in general – that is, proprietary virtual machines found inside a binary and used for software protection. We will not be discussing virtual machines used in interpreted programming languages to provide compatibility across various platforms, such as the Java VM.

We have also analyzed Android versions of FinFisher, whose protection mechanism is based on an open source LLVM obfuscator. It is not as sophisticated or interesting as the protection mechanism used in the Windows versions, thus we will not be discussing it in this guide.

Hopefully, experts from security researchers to malware analysts will make use of this guide to better understand FinFisher’s tools and tactics, and to protect their customers against this omnipotent security and privacy threat.
ANTI-DISASSEMBLY

When we open a FinFisher sample in IDA Pro, the first protection we notice in the main function is a simple, yet very effective, anti-disassembly trick.

FinFisher uses a common anti-disassembly technique – hiding the execution flow by replacing one unconditional jump with two complementary, conditional jumps. These conditional jumps both target the same location, so regardless of which jump is made, the same effective code execution flow results. The conditional jumps are then followed by garbage bytes. These are meant to misdirect the disassembler, which normally will not recognize that they are dead code, and will steam on, disassembling garbage code.

What makes this malware special is the way in which it uses this technique. In most other malware we’ve analyzed, it is only used a few times. FinFisher, however, uses this trick after every single instruction.

This protection is very effective at fooling the disassembler – many parts of the code aren’t disassembled properly. And of course, it is impossible to use the graph mode in IDA Pro. Our first task will be to get rid of this anti-disassembly protection.

The code was clearly not obfuscated manually but with an automated tool and we can observe a pattern in all the jump pairs.

There are two different types of jump pairs – near jump with a 32-bit offset and short jump with an 8-bit offset.

The opcodes of both conditional near jumps (with a dword as a jump offset) start with a 0x0F byte; while the second bytes are equal to 0x8?, where ? in both jump instructions differs only by 1 bit. This is because x86 opcodes for complementary jumps are numerically consecutive. For example, this obfuscation scheme always pairs JE with JNE (0x0F 0x84 vs 0x0F 0x85 opcodes), JP with JNP (0x0F 0x8A vs 0x0F 0x8B opcodes), and so on.

These opcodes are then followed by a 32-bit argument specifying the offset to the destination of the jump. Since the size of both instructions is 6 bytes, the offsets in two consequent jumps differ exactly by 6. (Figure 1)
For example, the code below can be used to detect two of these consecutive conditional jumps:

```python
def is_jump_near_pair(addr):
    jcc1 = Byte(addr+1)
    jcc2 = Byte(addr+7)
    # do they start like near conditional jumps?
    if Byte(addr) != 0x0F || Byte(addr+6) != 0x0F:
        return False
    # are there really 2 consequent near conditional jumps?
    if (jcc1 & 0xF0 != 0x80) || (jcc2 & 0xF0 != 0x80):
        return False
    # are the conditional jumps complementary?
    if abs(jcc1-jcc2) != 1:
        return False
    # do those 2 conditional jumps point to the same destination?
    dst1 = Dword(addr+2)
    dst2 = Dword(addr+8)
    if dst1-dst2 != 6:
        return False
    return True
```

Deobfuscation of short jumps is based on the same idea, only the constants are different.

The opcode of a short conditional jump equals 0x7?, and is followed by one byte – the jump offset. So again, when we want to detect two consecutive, conditional near jumps, we have to look for opcodes: 0x7?; offset; 0x7? ± 1; offset -2. The first opcode is followed by one byte, which differs by 2 in two consequent jumps (which is, again, the size of both instructions). (Figure 2)

For example, this code can be used to detect two conditional short jumps:

```python
def is_jcc8(b):
    return b&0xF0 == 0x70
def is_jump_short_pair(addr):
    jcc1 = Byte(addr)
    jcc2 = Byte(addr+2)
    if not is_jcc8(jcc1) || not is_jcc8(jcc2):
        return False
    if abs(jcc2–jcc1) != 1:
        return False
    dst1 = Byte(addr+1)
    dst2 = Byte(addr+3)
    if dst1 – dst2 != 2:
        return False
    return True
```

After detecting one of these conditional jump pairs, we deobfuscate this code by patching the first conditional jump to unconditional (using the 0xE9 opcode for the near jump pairs and 0xEB for the short jump pairs) and patch the rest of the bytes with NOP instructions (0x90)

```python
def patch_jcc32(addr):
    PatchByte(addr, 0x90)
    PatchByte(addr+1, 0xE9)
    PatchWord(addr+6, 0x9090)
    PatchDword(addr+8, 0x90909090)

def patch_jcc8(addr):
    PatchByte(addr, 0xEB)
    PatchWord(addr+2, 0x9090)
```

In addition to these two cases, there might be some places where a jump pair consists of a short and a near jump, rather than two jumps of the same category. However, this only occurs in a few cases in the FinFisher samples and can be fixed manually.

With these patches made, IDA Pro starts to “understand” the new code and is ready (or at least almost ready) to create a graph. It may be the case that we still need to make one more improvement: append tails, i.e. assign the node with the destination of the jump to the same
The last step of overcoming the anti-disassembly tricks consists of fixing function definitions. It may still occur that the instruction after the jumps is `push ebp`, in which case IDA Pro (incorrectly) treats this as the beginning of a function and creates a new function definition. In that case, we have to remove the function definition, create the correct one and append tails again.

This is how we can get rid of FinFisher’s first layer of protection – anti-disassembly.

Figure 2 // Examples of instructions followed by two conditional short jumps every time
FINFISHER’S VIRTUAL MACHINE

After a successful deobfuscation of the first layer, we can see a clearer main function whose sole purpose is to launch a custom virtual machine and let it interpret the bytecode with the actual payload.

As opposed to a regular executable, an executable with a virtual machine inside uses a set of virtualized instructions, rather than directly using the instructions of the processor. Virtualized instructions are executed by a virtual processor, which has its own structure and does not translate the bytecode into a native machine code. This virtual processor as well as the bytecode (and virtual instructions) are defined by the programmer of the virtual machine. (Figure 3)

As mentioned in the introduction, a well-known example of a virtual machine is the Java Virtual Machine. But in this case, the virtual machine is inside the binary, so we are dealing with a virtual machine used for a protection against reverse engineering. There are well-known commercial virtual machine protectors, for example VMProtect or Code Virtualizer.

The FinFisher spyware was compiled from source code and the compiled binary was then protected with a virtual machine at the assembly level. The protection process includes translating instructions of the original binary into virtual instructions and then creating a new binary that contains the bytecode and the virtual CPU. Native instructions from the original binary are lost. The protected, virtualized sample must have the same behavior as a non-protected sample.

To analyze a binary protected with a virtual machine, one needs to:
1. Analyze the virtual CPU.
2. Write one’s own disassembler for this custom virtual CPU and parse the bytecode.
3. Optional step: compile the disassembled code into a binary file to get rid of the virtual machine.

The first two tasks are very time-consuming, and the first one can also get quite difficult. It includes analyzing every `vm_handler` and understanding how registers, memory access, calls, etc. are translated.

Figure 3 // Bytecode interpreted by the virtual CPU
Terms and definitions

There is no standard for naming particular parts of a virtual machine. Hence, we will define some terms which will be referenced throughout the whole paper.

- **Virtual machine (vm)** – custom, virtual CPU; contains parts like the `vm_dispatcher`, `vm_start`, `vm_handlers`
- **vm_start** – the initialization part; memory allocation and decryption routines are executed here
- **Bytecode (also known as pcode)** – virtual opcodes of `vm_instructions` with their arguments are stored here
- **vm_dispatcher** – fetches and decodes virtual opcode; is basically a preparation for the execution of one of the `vm_handlers`
- **vm_handler** – an implementation of a `vm_instruction`; executing one `vm_handler` means executing one `vm_instruction`
- **Interpreter (also known as vm_loop)** – `vm_dispatcher` + `vm_handlers` – the virtual CPU
- **Virtual opcode** – an analog of the native opcode
- **vm_context (vm_structure)** – an internal structure used by the interpreter
- **vi_params** – a structure in the `vm_context` structure; the virtual instruction parameters, used by the `vm_handler`; it includes the `vm_opcode` and arguments

When interpreting the bytecode, the virtual machine uses a virtual stack and a single virtual register.

- **vm_stack** – an analog of a native stack, which is used by the virtual machine
- **vm_register** – an analog of a native register, used by this virtual machine; further referenced as tmp_REG
- **vm_instruction** – an instruction defined by developers of vm; the body (the implementation) of the instruction is called its `vm_handler`

In the following sections, we will describe the parts of the virtual machine in more technical detail and explain how to analyze them.

A deobfuscated graph of the main malware function consists of three parts – an initialization part and two other parts which we have named `vm_start` and interpreter `(vm_dispatcher + vm_handlers)`.

The initialization part specifies a unique identifier of what could be interpreted as a bytecode entry point, and pushes it on the stack. Then, it jumps to the `vm_start` part that is an initialization routine for the virtual machine itself. It decrypts the bytecode and passes control to the `vm_dispatcher` that loops over the virtual instructions of the bytecode and interprets them using the `vm_handlers`.

The `vm_dispatcher` starts with a `pusha` instruction and ends with a `jmp dword ptr [eax+ecx*4]` instruction (or similar), which is a jump to the relevant `vm_handler`.

**Vm_start**

The graph created after the deobfuscation of the first layer is seen in Figure 4. The `vm_start` part is not so important for the analysis of the interpreter. However, it can help us understand the whole implementation of the vm; how it uses and handles virtual flags, virtual stack, etc.

The second part – the `vm_dispatcher` with `vm_handlers` – is the crucial one.

The `vm_start` is called from almost every function, including the main function. The calling function always pushes a virtual instruction identifier and then it jumps to `vm_start`. Every virtual instruction has its own virtual identifier. In this example, the identifier of the virtual entry point, where the execution from the main function starts, is 0x21CD0554. (Figure 5)

In this part, there is a lot of code for preparing the `vm_dispatcher` – mainly for preparing the bytecode and allocating memory for the
whole interpreter. The most important parts of the code do the following:

1. Allocate 1MB with RWX permission for bytecode and a few more variables.
2. Allocate 0x10000 bytes RWX for local variables in the virtual machine for the current thread – the vm_stack.
3. Decrypt a piece of code using an XOR decryption routine. The decrypted code is an aPLib unpacking routine.

The XOR decryption routine used in the sample is a slightly modified version of XOR dword, key routine. Actually, it skips the first of the six dwords and then XORs only the remaining 5 dwords with the key. Following is the algorithm for the routine (further referred to as XOR decryption_code):

```c
int array[6];
int key;
for (i = 1; i < 6; i++) {
    array[i] ^= key;
}
```

4. Call aPLib unpacking routine to unpack bytecode. After unpacking, virtual opcodes are still encrypted. (Figure 6)

Preparing virtual opcodes (step 1, 3 and 4) is done only once – at the beginning – and is skipped in subsequent executions of vm_start, when only instructions for proper handling of flags and registers are executed.
FINFISHER'S INTERPRETER

This part includes the vm_dispatcher with all the vm_handlers (34 in FinFisher samples) and is crucial for analyzing and/or devirtualizing the virtual machine. The interpreter executes the bytecode.

The instruction jmp dword ptr [eax+ecx*4] jumps to one of the 34 vm_handlers. Each vm_handler implements one virtual machine instruction. In order to know what every vm_handler does, we first need to understand the vm_context and vm_dispatcher.

1. Creating an IDA graph

Before diving into it, creating a well-structured graph can really help understanding the interpreter. We recommend splitting the graph into two parts – the vm_start and the vm_dispatcher, i.e. to define a beginning of a function at the vm_dispatcher's first instruction. What is still missing is the actual vm_handlers referenced by the vm_dispatcher. In order to connect these handlers with the graph of the
vm_dispatcher, the following functions can be used:

\[ \text{AddCodeXref}(\text{addr}_\text{of}_\text{jmp}_\text{instr}, \text{vm}_\text{handler}, XREF\_\text{USER}|fN) \]

adding references from the last \text{vm}_\text{dispatcher} instruction to the beginnings of the \text{vm}_\text{handlers}

\[ \text{AppendFchunk} \]

appending tails again

After appending every \text{vm}_\text{handler} to the dispatcher function, the resulting graph should look like (Figure 7)

2. \text{Vm}_\text{dispatcher}

This part is responsible for fetching and decoding the bytecode. It performs the following steps:

- Executes \text{pusha} and \text{pushf} instructions to prepare virtual registers and virtual flags for further execution of a virtual instruction.
- Retrieves the base address of the image and address of \text{vm}_\text{stack}
- Reads 24 bytes of bytecode specifying the next \text{vm}_\text{instruction} and its arguments

Figure 7 // Graph of the \text{vm}_\text{dispatcher} with all 34 \text{vm}_\text{handlers}.
• Decrypts the bytecode with the previously described XOR decryption routine
• Adds the image base to the bytecode argument in case the argument is a global variable
• Retrieves the virtual opcode (number 0-33) from the decrypted bytecode
• Jumps to the corresponding vm_handler which interprets the virtual opcode

After the vm_handler for an instruction has executed, the same sequence of steps is repeated for the next one, starting from the vm_dispatcher’s first instruction.

In the case of the vm_call handler, the control is passed to the vm_start part instead (except for instances when a non-virtualized function follows).

3. Vm_context

In this part, we will describe the vm_context—a structure used by the virtual machine, containing all the information necessary for executing the vm_dispatcher and each vm_handler.

When looking at the code of both the vm_dispatcher and the vm_handlers in greater detail, we can notice there are a lot of data operation instructions, referring to ebx+offset, where offset is a number from 0x00 to 0x50.

In Figure 8, we can see what the main part of vm_handler 0x05 in one FinFisher sample looks like. (Figure 8)

Figure 8 // Screenshot of one of the vm_handlers
The ebx register points to a structure we named `vm_context`. We must understand how this structure is used – what the members are, what they mean, and how they are used. When solving this puzzle for the first time, a bit of guessing is needed as to how the `vm_context` and its members are used.

For example, let's have a look at the sequence of instructions at the end of the `vm_dispatcher`:

```
movzx ecx, byte ptr [ebx+0x3C]  
// opcode for vm_handler
jmp dword ptr [eax+ecx*4]     
// jumping to one of the 34 vm_ handlers
```

Since we know that the last instruction is a jump to a `vm_handler`, we can conclude that ecx contains a virtual opcode and thus the 0x3C member of a `vm_struct` refers to a virtual opcode number.

Let's make one more educated guess. At the end of almost every `vm_handler`, there is the following instruction:

```
add dword ptr [ebx], 0x18.
```

This same member of the `vm_context` was also used earlier in the `vm_dispatcher`'s code – just before jumping to a `vm_handler`. The `vm_dispatcher` copies 24 bytes from the structure member to a different location ([ebx+38h]) and decrypts it with the XOR decryption routine to obtain a part of the actual bytecode.

Hence, we can start thinking of the first member of the `vm_context` ([ebx+0h]) as a `vm_instruction_pointer`, and of the decrypted location (from [ebx+38h] to [ebx+50h]) as an ID of a virtual instruction, its virtual opcode and arguments. Together, we will call the structure `vi_params`.

Following the steps described above, and using a debugger to see what values are stored in the respective structure members, we can figure out all the members of the `vm_context`.

After the analysis, we can rebuild both FinFisher's `vm_context` and `vi_params` structure:

```c
struct vm_context {
    DWORD vm_instruct_ptr; // instruction pointer to the bytecode
    DWORD vm_stack; // address of the vm_stack
    DWORD tmp_REG; // used as a “register” in the virtual machine
    DWORD vm_dispatcher_loop; // address of the vm_dispatcher
    DWORD cleanAndVMDispatchFn; // address of the function which pops values and jumps to the vm_dispatcher skipping the first few instructions from it
    DWORD cleanUpDynamicCodeFn; // address of the function which cleans vm_instr_ptr and calls cleanAndVMDispatchFn
    DWORD jmpLoc1; // address of jump location
    DWORD jmpLoc2; // address of next vm_opcode – just executing next vm_instruction
    DWORD Bytecode_start; // address of the start of the bytecode in data section
    DWORD DispatchEBP;
    DWORD ImageBase; // Image base address
    DWORD ESP0_flags; // top of the native stack (there are saved flags of the vm_code)
    DWORD ESP1_flags; // same as previous
    DWORD LoadIOpcodesSectionFn;
    vi_params bytecode; // everything necessary for executing vm_handler, see below
    DWORD limitForTopOfStack; // top limit for the stack
};
```
struct vi_params {
    DWORD Virtual_instr_id;
    DWORD OpCode; // values 0 – 33 -> tells which handler to execute
    DWORD Arg0; // 4 dword arguments for vm_handler
    DWORD Arg4; // sometimes unused
    DWORD Arg8; // sometimes unused
    DWORD ArgC; // sometimes unused
};

4. Virtual instruction implementations – vm_handlers

Each vm_handler handles one virtual opcode – since we have 34 vm_handlers, there are at most 34 virtual opcodes. Executing one vm_handler means executing one vm_instruction, so in order to reveal what a vm_instruction does, we need to analyze the corresponding vm_handler.

After reconstructing the vm_context and naming all the offsets from ebx, the previously shown vm_handler changes to a much more readable form, as seen in Figure 9.

At the end of this function, we notice a sequence of instructions, starting with the vm_instruction_pointer, being incremented by 24 – the size of each vm_instruction’s vi_params structure. Since this sequence is repeated at the end of almost every vm_handler, we conclude it is a standard function epilogue and the actual body of the vm_handler can be written as simply as:

```
mov [tmp_REG], Arg0
```

So, there we go – we have just analyzed the first instruction of the virtual machine. :-)
To illustrate how the analyzed instruction works when executed, let’s consider the vi_params structure filled as follows:

```c
struct vi_params {
    DWORD ID_of_virt_instr = doesn’t matter;
    DWORD OpCode = 0x0C;
    DWORD Arg0 = 0x42;
    DWORD Arg4 = 0;
    DWORD Arg8 = 0;
    DWORD ArgC = 0;
};
```

From what was stated above, we can see that the following instruction will be executed:

```
mov [tmp_REG], 0x42
```

At this point, we should understand what one of the vm_instructions does. The steps we followed should serve as a decent demonstration of how the entire interpreter works.

However, there are some vm_handlers that are harder to analyze. This vm’s conditional jumps are tricky to understand because of the way they translate flags.

As mentioned before, the vm_dispatcher starts with pushing native EFLAGS (of vm_code) to the top of the native stack. Therefore, when the handler for a respective jump is deciding whether to jump or not, it looks at EFLAGS at the native stack and implements its own jump method. Figure 10 illustrates how the virtual JNP handler is implemented by checking the parity flag.

(Figure 10)
For other virtual conditional jumps, it may be necessary to check several flags – for example, the jump result of the virtualized JBE depends on the values of both CF and ZF – but the principle stays the same.

After analyzing all 34 vm_handlers in FinFisher’s virtual machine, we can describe its virtual instructions as follows:

```
.text:00402ABA VM_table dd offset case_0_JL_loc1
.text:00402ABE dd offset case_1_JNP_loc1
.text:00402AC2 dd offset case_2_JLE_loc1
.text:00402AC5 dd offset case_3_vm_jcc
.text:00402ACA dd offset case_4_exec_native_code, same as case 6
.text:00402ACE dd offset case_5_mov_tmpREGRef_Arg0: mov [tmpREG], Arg0
.text:00402AD2 dd offset case_6_exec_native_code
.text:00402AD6 dd offset case_7_JZ_loc1
.text:00402ADA dd offset case_8_JG_loc1
.text:00402ADE dd offset case_9_mov_tmpREG_Arg0: mov tmpREG, Arg0
.text:00402AE2 dd offset case_A_zero_tmpREG: mov tmpREG, 0
.text:00402ABE dd offset case_B_JS_loc1
.text:00402AA0 dd offset case_C_mov_tmpREGDeref_reg: mov [tmpREG], reg
.text:00402AEE dd offset case_D_mov_tmpREG_reg
.text:00402AE2 dd offset case_E_JB_loc1
.text:00402AFA dd offset case_F_JBE_loc1
.text:00402AF2 dd offset case_10_JNZ_loc1
.text:00402AFA dd offset case_11_JNO_loc1
.text:00402AFA dd offset case_12_vm_call
.text:00402B06 dd offset case_13_mov_tmpREG_reg: mov tmpREG, reg
.text:00402B0A dd offset case_14_JP_loc1
.text:00402B0E dd offset case_15_mov_reg_tmpREG: mov reg, tmpREG
.text:00402B12 dd offset case_16_J0_loc1
.text:00402B16 dd offset case_17_JGE_loc1
.text:00402B1A dd offset case_18_deref_tmpREG: mov tmpREG, [tmpREG]
.text:00402B1E dd offset case_19_shl_tmpREG_Arg0: shl tmpREG, (byte)Arg0
.text:00402B26 dd offset case_1A_JNS_loc1
.text:00402B25 dd offset case_1B_JNB_loc1
.text:00402B25 dd offset case_1C_push_tmpREG: push tmpREG
.text:00402B2E dd offset case_1D_JA_loc1
.text:00402B32 dd offset case_1E_add_tmpREG_reg: add tmpREG, reg
.text:00402B36 dd offset case_1F_vm_jmp
.text:00402B32 dd offset case_20_add_tmpREG_arg0
.text:00402B3E dd offset case_21_mov_tmpREG_to_Arg0Derefer. mov [Arg0], REG
```

Figure 11 // vm_table with all 34 vm_handlers accessed

Please note that the keyword “tmp_REG” refers to a virtual register used by the virtual machine – temporary register in the vm_context structure, while “reg” refers to a native register, e.g. eax.

Let’s have a look at the analyzed instructions of the virtual machine. For example, case_3_vm_jcc is a general jump handler that can execute any native jump, either conditional or unconditional.

Apparently, this virtual machine does not virtualize every native instruction – that’s where instructions in cases 4 and 6 come in handy.

These two vm_handlers are implemented to execute native code directly – all they do is to read the opcode of a native instruction given as an argument and execute the instruction.

One more thing to note is that the vm_registers are always at the top of the native stack, while the identifier of the register to be used is stored in the last byte of arg0 of the virtual instruction.

The following code can be used to access the respective virtual register:
jump. This "jump offset" is actually an offset in the bytecode. When parsing jumps, we need to put a marker to the location to which it jumps. For example, this code can be used:

```python
def computeLoc1(pos, vi_params):
    global instr
    jmp_offset = (vi_params[arg0] & 0xFFFFFFFF) + (vi_params[arg1] & 0xFFFF0000)
    if jmp_offset < 0x7FFFFFFF:
        jmp_offset /= 0x18 # their increment by 0x18 is my increment by 1
    else:
        jmp_offset = int((-0x100000000 + jmp_offset) / 0x18)
    return pos+jmp_offset
```

Finally, there is a vm_handler responsible for executing native instructions from arguments, which needs special treatment. For this, we have to use a disassembler for native x86 instructions – for example, the open source tool Distorm.

The length of an instruction is stored in vm_context.vi_params.OpCode & 0x0000FF00. The opcode of the native instruction that will be executed is stored in the arguments. The following code can be used to parse the vm_handler that executes native code:

```python
def resolve_reg(reg_pos):
    stack_regs = ['eax', 'ecx', 'edx', 'ebx', 'esp', 'ebp', 'esi', 'edi']
    stack_regs.reverse()
    return stack_regs[reg_pos]

reg_pos = 7 - (state[arg0] & 0x000000FF)
reg = resolve_reg(reg_pos)
```
def vm_04(vi_params, pos):
    global instr
    nBytes = vi_params[opCode] & 0x0000FF00
    dyn_instr = pack("<LLLL", vi_params[arg0], vi_params[arg4],
                     vi_params[arg8], vi_params[argC])[:nBytes]
    dec_instr = distorm3.Decode(0x0, dyn_instr, distorm3.Decode32Bits)
    tmpinstr = "\"%s\" % (dec_instr[0][2])
    instr.append(tmpinstr)
    return

Up to this point, we have created Python functions to disassemble each vm_handler. All of these, combined with the code responsible for marking jump locations, finding the ID of a virtual instruction after the call and a few others, are necessary for writing your own disassembler.

Afterwards, we can run the finished disassembler on the bytecode.

![Figure 12 // Part of the unpacked and decrypted FinFisher bytecode](image)

For example, from the part of the bytecode shown in Figure 12, we may get the following output:

```assembly
mov tmp_REG, 0
add tmp_REG, EBP
add tmp_REG, 0x10
mov tmp_REG, [tmp_REG]
push tmp_REG
mov tmp_REG, EAX
push tmp_REG
```
6. Understanding the implementation of this virtual machine

After we have analyzed all the virtual handlers and constructed a custom disassembler, we can have one more look at the virtual instructions to get an overall idea of how they were created.

First, we must understand that the virtualization protection was implemented at the assembly level. The authors translated native instructions into their own, somewhat complicated instructions, which are to be executed by a custom virtual CPU. To achieve this, a temporary “register” \((\text{tmp\_REG})\) is used.

We can look at some examples to see how this translation works. For example, the virtual instruction from the previous example –

\[
\begin{align*}
\text{mov} & \quad \text{tmp\_REG}, \ EAX \\
\text{push} & \quad \text{tmp\_REG}
\end{align*}
\]

– was translated from the original native instruction \(\text{push eax}\). When virtualized, a temporary register was used in an intermediate step to change the instruction into something more complicated.

Let’s consider another example:

\[
\begin{align*}
\text{mov} & \quad \text{tmp\_REG}, \ 0 \\
\text{add} & \quad \text{tmp\_REG}, \ \text{EBP} \\
\text{add} & \quad \text{tmp\_REG}, \ 0x10 \\
\text{mov} & \quad \text{tmp\_REG}, \ [\text{tmp\_REG}] \\
\text{push} & \quad \text{tmp\_REG}
\end{align*}
\]

The native instructions that were translated into these virtualized instructions were the following (with \(\text{reg}\) being one of the native registers):

\[
\begin{align*}
\text{mov} & \quad \text{reg}, \ [\text{ebp+0x10}] \\
\text{push} & \quad \text{reg}
\end{align*}
\]

This is, however, not the only way to virtualize a set of instructions. There are other virtual machine protectors with other approaches. For instance, one of the commercial vm protectors translates each math operation instruction into NOR logic, with a number of temporary registers being used instead of one.

Conversely, FinFisher’s virtual machine did not go as far as to cover all the native instructions. While many of them can be virtualized, some can’t – math instructions, such as \(\text{add, imul}\) and \(\text{div}\), being some examples. If these instructions appear in the original binary, the \(\text{vm\_handler}\) responsible for executing native instructions is called to handle them in the protected binary. The only change is that EFLAGS and native registers are popped from the native stack just before the native instruction is executed, and pushed back after it is executed. This is how the virtualization of every native instruction was avoided.

A significant drawback of protecting binaries with a virtual machine is the performance impact. In the case of FinFisher’s virtual machine, we estimate it to be more than one hundred times slower than native code, based on the number of instructions that have to be executed to handle every single \(\text{vm\_instruction}\) \((\text{vm\_dispatcher} + \text{vm\_handler})\).

Therefore, it makes sense to protect only selected parts of the binary – and this is also the case in the FinFisher samples we analyzed.

Moreover, as mentioned before, some of the virtual machine handlers can call native functions directly. As a result, the users of the virtual machine protection (i.e. the authors of FinFisher) can look at the functions at the assembly level and mark which of them are to be protected by the virtual machine. For those that are marked, their instructions will be virtualized, for those that are not, the original functions will be called by the respective virtual handler. Thus, the execution might be less time-consuming while the most interesting parts of the binary stay protected. (Figure 13)
7. Automating the disassembly process for more FinFisher samples

In addition to the length of the bytecode our parser has to process, we have to keep in mind that there is some randomization across various FinFisher samples. Although the same virtual machine has been used for the protection, the mapping between the virtual opcodes and the \( \text{vm}_\text{handlers} \) is not always constant. They can be (and are) paired randomly and differently for each of the FinFisher samples we analyzed. It means that if the \( \text{vm}_\text{handler} \) for the 0x5 virtual opcode in this sample handles the \text{mov} [\text{tmp}_\text{REG}], \text{arg}0 \) instruction, it may be assigned a different virtual opcode in another protected sample.

To address this issue, we can use a signature for each of the analyzed \( \text{vm}_\text{handlers} \). The IDA Python script in Appendix A can be applied after we have generated a graph as shown in Figure 7 (it is particularly important to have the \text{jz}/\text{jnz} jump obfuscation eliminated – as described in the first section of this guide) to name the handlers based on their signatures. (With a small modification, the script can also be used to recreate the signatures in case the \( \text{vm}_\text{handlers} \) are changed in a future FinFisher update.)

As mentioned above, the first \( \text{vm}_\text{handler} \) in the FinFisher sample you analyze may be different than JL, as in the example FinFisher sample, but the script will identify all of the \( \text{vm}_\text{handlers} \) correctly.

8. Compiling disassembled code without the VM

After disassembly and after a few modifications, it is possible to compile the code. We will treat virtual instructions as native instructions. As a result, we will get a pure binary without the protection.

Most of the \( \text{vm}_\text{instructions} \) can be compiled immediately using copy-paste, since the output of our disassembler mostly consists of native-looking instructions. But some cases need special treatment:

- \text{tmp}_\text{REG} – since we defined \text{tmp}_\text{REG} as a global variable, we need to make code adjustments for cases when an address stored in it is being dereferenced. (Since

![Figure 13](image-url)
dereferencing an address which is in a global variable is not possible in the x86 instruction set.) For example, the vm contains the virtual instruction `mov tmp_REG, [tmp_REG]` which needs to be rewritten as follows:

```
push eax
mov eax, tmp_REG
mov eax, [eax]
mov tmp_REG, eax
pop eax
```

• Flags – Virtual instructions do not change the flags, but native math instructions do. Therefore, we need to make sure that virtual math instruction won’t change flags in the devirtualized binary either, which means we have to save flags before executing this instruction and restore them after the execution.

• Jumps and calls – we have to put a marker to the destination virtual instruction (jumps) or function (calls).

• API function calls – in most cases, API functions are loaded dynamically, whereas in others they are referenced from the IAT of the binary, so these cases need to be handled accordingly.

• Global variables, native code – Some global variables need to be kept in the devirtualized binary. Also in the FinFisher dropper, there is a function for switching to x64 from x86 that is executed natively (actually it is done only with the `retf` instruction). All these must be kept in the code when compiling.

Depending on the output of your disassembler, you may still need to do a few more modifications to get pure native instructions that can be compiled. Then, you can compile the code with your favorite assembly-compiler into a binary without the VM.
CONCLUSION

In this guide, we have described how FinFisher uses two elaborate techniques to protect its main payload. The primary intention of this protection is not to avoid AV detection, but to cover the configuration files and new techniques implemented in the spyware by hindering analysis by reverse engineers. As no other detailed analysis of the obfuscated FinFisher spyware has been published to date, it seems the developers of these protection mechanisms have been successful.

We have shown how we can overcome the anti-disassembly layer automatically, and how the virtual machine can be efficiently analyzed.

We hope this guide can help reverse engineers analyze vm-protected FinFisher samples, as well to better understand other virtual machine protectors in general.
import sys

SIGS = ['8db4b08b432cbb0a90800f95c2a980000f95c03ac275ff631c': 'case_0_JL_loc1', '8db4b08b432cbb0a94000074ff631c': 'case_1_JNP_loc1', '8db4b08b432cbb0a94000074ff631c': 'case_2_JNP_loc1', '8db4b08b432cbb0a94000074ff631c': 'case_3_JNP_loc1', '8db4b08b432cbb0a94000074ff631c': 'case_4_JNP_loc1', '8db4b08b432cbb0a94000074ff631c': 'case_5_JNP_loc1', '8db4b08b432cbb0a94000074ff631c': 'case_6_JNP_loc1', '8db4b08b432cbb0a94000074ff631c': 'case_7_JNP_loc1', '8db4b08b432cbb0a94000074ff631c': 'case_8_JNP_loc1', '8db4b08b432cbb0a94000074ff631c': 'case_9_JNP_loc1']

import sys

# Code for naming FinFisher vm_handlers

import sys

# Code for naming FinFisher vm_handlers

import sys

# Code for naming FinFisher vm_handlers

import sys

# Code for naming FinFisher vm_handlers

import sys

# Code for naming FinFisher vm_handlers

import sys

# Code for naming FinFisher vm_handlers

import sys

# Code for naming FinFisher vm_handlers

import sys

# Code for naming FinFisher vm_handlers

import sys

# Code for naming FinFisher vm_handlers

import sys

# Code for naming FinFisher vm_handlers

import sys

# Code for naming FinFisher vm_handlers

import sys

# Code for naming FinFisher vm_handlers

import sys

# Code for naming FinFisher vm_handlers

import sys

# Code for naming FinFisher vm_handlers

import sys

# Code for naming FinFisher vm_handlers

import sys

# Code for naming FinFisher vm_handlers

import sys

# Code for naming FinFisher vm_handlers

import sys

# Code for naming FinFisher vm_handlers

import sys

# Code for naming FinFisher vm_handlers

import sys

# Code for naming FinFisher vm_handlers

import sys

# Code for naming FinFisher vm_handlers

import sys

# Code for naming FinFisher vm_handlers

import sys

# Code for naming FinFisher vm_handlers

import sys

# Code for naming FinFisher vm_handlers

import sys

# Code for naming FinFisher vm_handlers

import sys

# Code for naming FinFisher vm_handlers

import sys

# Code for naming FinFisher vm_handlers

import sys

# Code for naming FinFisher vm_handlers

import sys

# Code for naming FinFisher vm_handlers

import sys

# Code for naming FinFisher vm_handlers

import sys

# Code for naming FinFisher vm_handlers

import sys

# Code for naming FinFisher vm_handlers

import sys

# Code for naming FinFisher vm_handlers

import sys

# Code for naming FinFisher vm_handlers

import sys

# Code for naming FinFisher vm_handlers

import sys

# Code for naming FinFisher vm_handlers

import sys

# Code for naming FinFisher vm_handlers

import sys

# Code for naming FinFisher vm Handlers
addr += 1
return addr

def makeSigName(sig_name, vm_handler):
    print "naming %x as %s" % (vm_handler, sig_name)
    MakeName(vm_handler, sig_name)
    return

if SWITCH == 0:
    print "First specify address of switch jump - jump to vm_handlers!"
    sys.exit(1)

for i in range(SWITCH_SIZE):
    addr = Dword(SWITCH+i*4)
    faddr = addr
    sig = []
    while 1:
        instr = DecodeInstruction(addr)
        if instr.get_canon_mnem() == "jmp" and (Byte(addr) == 0xeb or Byte(addr) == 0x9):
            addr = instr.Op1.addr
            continue
        elif instr.get_canon_mnem() == "jmp" and Byte(addr) == 0xff and Byte(addr+1) == 0x63 and (Byte(addr+2) == 0x18 or Byte(addr+2) == 0x1C):
            addr = append_bytes(instr, addr)
            break
        elif instr.get_canon_mnem() == "jmp" and Byte(addr) == 0xff:
            break
        elif instr.get_canon_mnem() == "jz":
            sig.append(Byte(addr))
            addr += instr.size
            continue
        elif instr.get_canon_mnem() == "jnz":
            sig.append(Byte(addr))
            addr += instr.size
            continue
        elif instr.get_canon_mnem() == "nop":
            addr += 1
            continue
        addr = append_bytes(instr, addr)

    sig_str = "".join([hex(l)[2:] for l in sig])
    hsig = '"'.join(map(chr, sig)).encode("hex")

    for key, value in SIGS.items():
        if len(key) > len(sig_str):
            if key.find(sig_str) >= 0:
                makeSigName(value, faddr)
            else:
                if sig_str.find(key) >= 0:
                    makeSigName(value, faddr)